emitter-coupled treansistor logic

基本释义

[电] 射极耦合晶体管逻辑
emitter-coupled treansistor logic单词图解，单词释义场景配图
0 次浏览